

INCL CONTROLLER ST7789



*Dimension 42.7 x 60.3 x 3.1mm*

## FEATURES

- 240x320 DOTS (COLOR AND MONOCHROME)
- HIGH CONTRAST TFT DISPLAY
- LOW POWER WITH 35mw ONLY (W./O. BACKLIGHT)
- TRANSFLECTIVE MODE
- SUNLIGHT READABLE
- PERFECT FOR MOBILE APPLICATIONS
- SPI INTERFACE: MOSI, CLK, CS, D/C
- WIDE TEMPERATURE RANGE (T<sub>OP</sub> -20°C - +70°C)

## ORDERING CODE

- GRAPHIC 240x320, COLORED TFT

**EA TFT024-23ATNN**

## ACCESSORIES

- ZIFF CONNECTOR 0.3mm, BOTTOM CONTACT
- 50 mm EXTENSION CABLE 0.3mm
- BREAK-OUT BOARD 2.54 mm CONTACTS

**EA WF030-39S**

**EA KF030WF-39L50**

**EA 9980-TFT**

1. REVISION HISTORY

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGEDBY
A	2024.01.31	First Release.	Huang Chun Liang
	2024.06.10	Adding some accessories	RT

## 2. CONTENT

### Content

<b>FEATURES</b> .....	<b>1</b>
<b>ORDERING CODE</b> .....	<b>1</b>
<b>ACCESSORIES</b> .....	<b>1</b>
1. Revision History .....	2
2. Content.....	3
3. General Description .....	4
4. Block Diagram.....	4
5. Interface Pinout .....	5
6. Electrical Characteristics .....	7
6.1 Absolute Maximum Ratings.....	7
6.2 TFT-LCD Module Characteristics .....	7
6.3 Backlight Specification.....	7
7. Interface Timing .....	8
7.1 AC Characteristics.....	8
7.2 Reset Timing .....	13
8. Optical Characteristics .....	14
9. Reliability Test.....	16
10. Quality .....	17
10.1 Inspection method .....	17
10.2. Quality Level.....	17
10.3 Definition.....	18
10.4. Visual Inspection Standard.....	19
10.5. Electricaly Inspection Standard .....	21
11 Quality Assurance .....	22
<b>ACCESSORY EA WF030-39S</b> .....	<b>23</b>
<b>ACCESSORY EA KF030WF-39L50</b> .....	<b>23</b>
12. Dimension .....	24

### 3. GENERAL DESCRIPTION


EA TFT024-23ATNN is a color active matrix LCD module incorporating amorphous silicon TFT (Thin Film Transistor). The module display area contains 240 (RGB) × 320 pixels. This product accords with RoHS environmental criterion.

Display is transfective type which means that it can be used without backlight. Compared to other TFT display technologies a bright ambient backlight (especially outside, sunlight) makes the display brighter and helps to improve contrast for reading.

Parameter		Specifications	Unit
Screen size		2.4(Diagonal)	inch
Resolution		240 (RGB) × 320	Pixel
Active area		36.72(H) x 48.96(V)	mm
Outline dimension		42.72(H) x 84.26(V) x 3.05(D)	mm
Display Mode		Normally White/Transflective	-
Driving method		TFT active matrix	-
Pixel pitch		0.153(H) × 0.153(V)	mm
Controller		ST7789T3-G	
Input Signals		RGB, 8080-8bit, SPI, 8080-16bit	-
Display Color		262K	-
View Angle direction		10:00	-
Temperature Range	Operation	-20~+70	°C
	Storage	-30~+80	°C
Brightness		270	cd/m <sup>2</sup>
Input voltage		3.0±0.3	V
RoHS Compliance		RoHS	-

### 4. BLOCK DIAGRAM

The following diagram shows the function block of the 2.4 inch color TFT-LCD module:



## 5. INTERFACE PINOUT

Pin	Symbol	Function	Remark
1	LED-	Cathode of the backlight.	
2	LED+	Anode of the backlight.	
3	VDD	Power Supply.	
4	GND	Power Ground.	
5~22	DB0~DB17	-DB[17:0] are used as MCU parallel interface data bus. 8080 8-bit I/F: when IM3:0, DB[7:0] are used; 8080 16-bit I/F: when IM3:1, DB[17:10] and DB[8:1] are used. -DB[17:0] are used as RGB interface data bus. 6-bit RGB I/F: DB[5:0] are used. 16-bit RGB I/F: DB[17:13], DB[11:1] are used. 18-bit RGB I/F: DB[17:0] are used. -If not used, please fix this pin at VDD or GND.	Note 1
23	DOTCLK	Dot clock signal for RGB interface operation. If not used, please fix this pin at VDD or GND.	
24	ENABLE	Data enable signal for RGB interface operation. If not used, please fix this pin at VDD or GND.	
25	HSYNC	Horizontal (Line) synchronizing input signal for RGB interface operation. If not used, please fix to VDD or GND.	
26	VSYNC	Vertical (Frame) synchronizing input signal for RGB interface operation. If not used, please fix to VDD or GND.	
27	TE	Tearing effect signal is used to synchronize MCU to frame memory writing. If not used, please let this pin open.	
28	CSX	Chip selection pin Low enable. High disable.	
29	SDA	When IM3: Low, 4-line serial interface input/output pin. When IM3: High, 4-line serial interface input pin. The data is latched on the rising edge of the clock signal. If not used, please fix this pin at VDD or GND	
30	SDO	4-line serial interface output pin. The data is output on the falling edge of the clock signal. If not used, let this pin open.	
31	DCX	-Display data/command selection pin in 80 parallel interface. DCX='1': display data or parameter. DCX='0': command data. -This pin is used to be 4-line serial interface clock. -If not used, please fix this pin at VDD or GND.	
32	WRX	Write enable in 80 parallel interface. Display data/command selection pin in 4-line serial interface. If not used, please fix this pin at VDD or GND.	
33	RESET	This signal will reset the device and it must be applied to properly initialize the chip. Signal is active low.	
34	IM1+IM2	The MCU interface mode select.	Note 1
35	IM3	The MCU interface mode select.	Note 1
36	RDX	Read enable in 8080 MCU parallel interface. If not used, please fix this pin at VDD or GND.	
37	NC	Not connected	
38	NC	Not connected	
39	NC	Not connected	

Note 1.MCU interface mode select:

Name	I/O	Description	Connect Pin			
IM3,IM2,IM1 IM0=0	I	The MCU interface mode select		GND/VDD		
		IM3	IM2+IM1		MCU interface mode	Data Pin
		0	0		80-8bit parallel I/F	DB[7:0]
		0	1		4-line 8bit serial I/F	SDA:in/out
		1	0		80-16bit parallel I/F II	DB[17:10], DB[8:1]
1	1	4-line 8bit serial I/F II	SDA:in SDO:out			

## 6. ELECTRICAL CHARACTERISTICS

### 6.1 ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	STANDARD	UNITS
Supply Voltage Range	VDD	-0.3 to +4.6	V
Logic input Voltage Range	VIN	-0.3 to VDD+0.5	V
Logic output Voltage Range	VO	-0.3 to VDD+0.5	V
Operating temperature Range	TOP	-20 to +70	°C
Storage temperature Range	TST	-30 to +80	

Note 1: The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.

### 6.2 TFT-LCD MODULE CHARACTERISTICS

Item	Symbol	Conditions	Min	Typ	Max	Unit
Power supply voltage	VDD	Ta = 25 °C	2.7	3.0	3.3	V
Output Voltage	VOH	H level	0.8*VDD	-	VDD	
	VOL	L level	GND	-	0.2*VDD	
Input Voltage	VIH	H level	0.7*VDD	-	VDD	
	VIL	L level	GND	-	0.3*VDD	
Supply Current For VDD	IVDD	VDD=3.0V Ta = 25 °C	-	6.4	9.6	µA

### 6.3 BACKLIGHT SPECIFICATION

Item	Sym	Min	Typ	Max	Unit	Note
Voltage for LED backlight	V <sub>L</sub>	-	3.0	-	V	Note 1
Current for LED backlight	I <sub>L</sub>	-	60	-	mA	Note 2
Luminance	L <sub>v</sub>	4500	-	9000	cd/m <sup>2</sup>	
Uniformity	Avg	80	-	-	%	
Number of LED	-	-	4	-	-	


Note 1: The LED Supply Voltage is defined by the number of LED at Ta=25°C and IL=60mA.

Note 2: Constant current.

**7. INTERFACE TIMING**

**7.1 AC CHARACTERISTICS**

**7.1.1 Serial Interface Characteristics (4-line serial)**




VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25°C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T <sub>CSS</sub>	Chip select setup time (write)	15		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns	
	T <sub>CSS</sub>	Chip select setup time (read)	60		ns	
	T <sub>SCC</sub>	Chip select hold time (read)	65		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns	
SCL	T <sub>SCYCW</sub>	Serial clock cycle (Write)	16		ns	-write command & data ram
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	7		ns	
	T <sub>SLW</sub>	SCL "L" pulse width (Write)	7		ns	
	T <sub>SCYCR</sub>	Serial clock cycle (Read)	150		ns	-read command & data ram
	T <sub>SHR</sub>	SCL "H" pulse width (Read)	60		ns	
	T <sub>SLR</sub>	SCL "L" pulse width (Read)	60		ns	
D/CX	T <sub>DCS</sub>	D/CX setup time	10		ns	
	T <sub>DCH</sub>	D/CX hold time	10		ns	
SDA (DIN)	T <sub>SDS</sub>	Data setup time	7		ns	
	T <sub>SDH</sub>	Data hold time	7		ns	
DOUT	T <sub>ACC</sub>	Access time	10	50	ns	For maximum CL=30pF
	T <sub>OH</sub>	Output disable time	15	50	ns	For minimum CL=8pF

Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15ns or less. Logic high and low levels are specified as 30% and 70% of VDD for Input signals.




7.1.2 8080 Series MCU Parallel Interface Characteristics: 16/8-bit Bus




VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25°C

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T <sub>AST</sub>	Address setup time	0		ns	-
	T <sub>AHT</sub>	Address hold time (Write/Read)	10		ns	
CSX	T <sub>CHW</sub>	Chip select "H" pulse width	0		ns	-
	T <sub>CS</sub>	Chip select setup time (Write)	15		ns	
	T <sub>RCS</sub>	Chip select setup time (Read ID)	45		ns	
	T <sub>RCSFM</sub>	Chip select setup time (Read FM)	355		ns	
	T <sub>CSF</sub>	Chip select wait time (Write/Read)	10		ns	
	T <sub>CSH</sub>	Chip select hold time	10		ns	
WRX	T <sub>WC</sub>	Write cycle	66		ns	-
	T <sub>WRH</sub>	Control pulse "H" duration	15		ns	
	T <sub>WRL</sub>	Control pulse "L" duration	15		ns	
RDX (ID)	T <sub>RC</sub>	Read cycle (ID)	160		ns	When read ID data
	T <sub>RDH</sub>	Control pulse "H" duration (ID)	90		ns	
	T <sub>RDL</sub>	Control pulse "L" duration (ID)	45		ns	
RDX (FM)	T <sub>RCFM</sub>	Read cycle (FM)	450		ns	When read from frame memory
	T <sub>RDHFM</sub>	Control pulse "H" duration (FM)	90		ns	
	T <sub>RDLFM</sub>	Control pulse "L" duration (FM)	355		ns	
D[17:0]	T <sub>DST</sub>	Data setup time	10		ns	For CL=30pF




**Rising and Falling Timing for I/O Signal**



**Write-to-Read and Read-to-Write Timing**

*Note: The rising time and falling time ( $T_r$ ,  $T_f$ ) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.*

7.1.3 RGB Interface Characteristics



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25°C


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	$T_{SYNCS}$	VSYNC, HSYNC Setup Time	30	-	ns	
ENABLE	$T_{ENS}$	Enable Setup Time	25	-	ns	
	$T_{ENH}$	Enable Hold Time	25	-	ns	
DOTCLK	PVDH	DOTCLK High-level Pulse Width	60	-	ns	
	PVDL	DOTCLK Low-level Pulse Width	60	-	ns	
	$T_{CYCD}$	DOTCLK Cycle Time	120	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	20	ns	
DB	$T_{PDS}$	PD Data Setup Time	50	-	ns	
	$T_{PDH}$	PD Data Hold Time	50	-	ns	

18/16 Bits RGB Interface Timing Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T <sub>SYNCS</sub>	VSYNC, HSYNC Setup Time	35	-	ns	
ENABLE	T <sub>ENS</sub>	Enable Setup Time	35	-	ns	
	T <sub>ENH</sub>	Enable Hold Time	35	-	ns	
DOTCLK	PWDH	DOTCLK High-level Pulse Width	35	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	35	-	ns	
	T <sub>CYCD</sub>	DOTCLK Cycle Time	80	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	10	ns	
DB	T <sub>PDS</sub>	PD Data Setup Time	35	-	ns	
	T <sub>PDH</sub>	PD Data Hold Time	35	-	ns	

6 Bits RGB Interface Timing Characteristics

**7.2 RESET TIMING**



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25°C

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms

**Notes:**


1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out-mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware.

Reset.

4. Spike Rejection also applies during a valid reset pulse as shown below:




5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

**8. OPTICAL CHARACTERISTICS**

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 500mm from the LCD surface at a viewing angle of  $\Phi$  and  $\theta$  equal to 0°.


Item	Condition	Values			Unit	Note	
		Min	Typ	Max			
Contrast Ratio	Center	-	15	-	-	Note(3)	
Response time	T <sub>ON</sub> +T <sub>OFF</sub>	-	6	8	ms	Note (4)	
Viewing Angle (CR>2)	Hor	$\theta_L$	-	60	-	Degree	Note(5)
		$\theta_R$	-	60	-		
	Ver	$\theta_U$	-	60	-		
		$\theta_D$	-	60	-		
Chromaticity	Wx	Typ-0.05	0.314	Typ+0.05	-	Note(2,6,7)	
	Wy		0.326		-		
	Rx		0.475		-		
	Ry		0.297		-		
	Gx		0.338		-		
	Gy		0.483		-		
	Bx		0.170		-		
	By		0.124		-		
LCD Surface Luminance	L	-	270	-	cd/m <sup>2</sup>	Note(7)	

Note 1. Test Conditions: VDD=3.0V, IL=60mA (Backlight current).  
Ambient condition : 25 °C±2 °C, 60±10%RH, under 10 Lux in the darkroom.  
Note 2. Measure device : BM-5A (TOPCON), viewing cone=1°.




Note 3. Definition of Contrast Ratio :  $CR = \text{White Luminance (ON)} / \text{Black Luminance (OFF)}$

Note 4. Definition of response time : The response time is defined as the time interval between the 10% and 90% amplitudes.



Note 5. Definition of view angle( $\theta$ ,  $\Phi$ ) :



Note 6. Definition of color chromaticity (CIE1931), Color coordinates measured at center point of LCD.

Note 7. The LED driving condition is  $IL=60mA$ .

## 9. RELIABILITY TEST

No.	Test Items	Test Condition	Remark
1	High Temperature Storage Test	Ta=+80°C Dry 240h	
2	Low Temperature Storage Test	Ta=-30°C Dry 240h	
3	High Temperature Operation Test	Ta=+70°C Dry 240h	
4	Low Temperature Operation Test	Ta=-20°C Dry 240h	
5	High Temperature and High Humidity	Ta=+60°C 93%RH 240h	Non-operating
6	Thermal Shock Test (non-operating)	-30°C(0.5h) ~ 80°C(0.5h)/100 cycles. Start with cold temperature, End with high temperature.	
7	Vibration Test	Acceleration : 5G Vibration Frequency : 10~500Hz X,Y,Z for Each 30 minutes	
9	Electro Static Discharge Test	Panel surface / top case. Contact / Air: ±8KV / ±12KV, 150pF, 330Ω	Non-operating

\* Ta= Ambient Temperature

Note:


1. The test samples have recovery time for 2 hours at room temperature before the function check. In the standard conditions, there is no display function NG issue occurred.
2. All the cosmetic specifications are judged before the reliability stress.



**10. QUALITY**

**10.1 INSPECTION METHOD**

An appearance inspection should be conducted at 30 cm or more distance/height from the inspector's eye sight to the LCD module surface under fluorescent light. The distance between LCD and fluorescent lamps should be 100 cm or more. Viewing angle for inspection is 45° from vertical against LCD.



**10.2. QUALITY LEVEL**

The AQL for major and minor defects is defined as follows:

Partition	Definition	AQL
Major defect	Functional defective in product.	0.65
Minor defect	Meet all functions of product but have some cosmetic defective	1.0

**10.3 DEFINITION**

**10.3.1 The environmental condition of inspection**

- 1) Ambient temperature :  $22^{\circ}\text{C}\pm 5^{\circ}\text{C}$ ,  $65\pm 20\%\text{RH}$
- 2) Function inspection : less than 200-300Lux
- 3) Visual inspection :  $750\pm 150\text{Lux}$
- 4) Total inspection time:in 15s


**10.3.2 Definition of dot defect**

The size of a defective dot full of a whole dot, and all bright dot or dark dot defect must be visible through ND 5% filter.


**Bright dot**

Dots (Sub-pixel  $> 1/2\text{dot}$ ) appear bright and unchanged in size when TFT is displaying.


single dot



two adjacent dots



three adjacent dots









**Dark dot**



The same definition of bright dot, but always display dark

**The usage of ND 5%**




Use the ND 5% to cover bright dot within 2s, it should be judged OK if it's invisible.

10.4. VISUAL INSPECTION STANDARD

Defect	Inspection	Criteria
<p><b>1</b> Corner Broken (Minor)</p>	 <p>The diagram shows a corner of a glass assembly with a broken edge. Red dashed lines indicate dimensions A, B, C, and T. A callout box points to the top layer as 'CF Glass' and another to the bottom layer as 'TFT Glass'.</p>	<p>1. <math>A \leq 2.0</math> mm , <math>B \leq 2.0</math> mm , <math>C \leq T</math> Ignore (No effect on function) 2. <math>A &gt; 2.0</math> mm , or <math>B &gt; 2.0</math> mm, Not allowed</p>
<p><b>2</b> Corner Broken (Minor)</p>	 <p>The diagram shows a corner of a glass assembly with a broken edge. Red dashed lines indicate dimensions A, B, C, and T. A callout box points to the top layer as 'CF Glass' and another to the bottom layer as 'TFT Glass'.</p>	<p>1. <math>A \leq 1.5</math> mm , <math>B \leq 1.5</math> mm , <math>C \leq T</math> Ignore (No effect on function) 2. <math>A &gt; 1.5</math> mm , or <math>B &gt; 1.5</math> mm Not allowed 3. To be applied to both CF and TFT glass</p>
<p><b>3</b> Corner Broken (Minor)</p>	 <p>The diagram shows a corner of a glass assembly with a broken edge. Red dashed lines indicate dimensions A, B, C, and T. A callout box points to the top layer as 'CF Glass' and another to the bottom layer as 'TFT Glass'.</p>	<p>1. <math>A \leq 1.5</math> mm , <math>B \leq 1.5</math> mm , <math>C \leq T</math> Ignore (No effect on function) 2. <math>A &gt; 1.5</math> mm , or <math>B &gt; 1.5</math> mm Not allowed 3. To be applied to both CF and TFT glass</p>
<p><b>4</b> Pad Broken (Minor)</p>	 <p>The diagram shows a broken pad on the glass assembly. Red dashed lines indicate dimensions A, B, C, and T. A callout box points to the top layer as 'CF Glass' and another to the bottom layer as 'TFT Glass'.</p>	<p>1. <math>A \leq 0.8</math> mm , <math>C \leq T</math> Ignore B Length Ignore (No effect on function) 2. <math>A &gt; 0.8</math> mm , Not allowed</p>
<p><b>5</b> Side Broken (Minor)</p>	 <p>The diagram shows a side of a glass assembly with a broken edge. Red dashed lines indicate dimensions A, B, C, and T. A callout box points to the top layer as 'CF Glass' and another to the bottom layer as 'TFT Glass'.</p>	<p>1. <math>A \leq 0.8</math> mm , <math>C \leq T</math> Ignore B Length Ignore (No effect on function) 2. <math>A &gt; 0.8</math> mm , Not allowed</p>
<p><b>6</b> Glass crack (Major)</p>	 <p>The diagram shows a glass assembly with a crack in the glass. A red dashed circle highlights the crack. A callout box points to the top layer as 'CF Glass' and another to the bottom layer as 'TFT Glass'.</p>	<p>Not allowed</p>

<p><b>7</b> Spot defect: (Minor)</p>	<p>Foreign/Black/White/Bright Spot/POL dent or bubble</p> 	<table border="1" data-bbox="893 246 1476 465"> <thead> <tr> <th>Dimensions</th> <th>Acceptable Numbers</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.1\text{mm}</math></td> <td>Ignore</td> </tr> <tr> <td><math>0.1\text{mm} &lt; \Phi \leq 0.20\text{mm}</math></td> <td>2</td> </tr> <tr> <td><math>0.2\text{mm} &lt; \Phi \leq 0.30\text{mm}</math></td> <td>1</td> </tr> <tr> <td><math>\Phi &gt; 0.30\text{mm}</math></td> <td>0</td> </tr> </tbody> </table> <p>Note: *1: defect that beyond AA area Ignored</p>	Dimensions	Acceptable Numbers	$\Phi \leq 0.1\text{mm}$	Ignore	$0.1\text{mm} < \Phi \leq 0.20\text{mm}$	2	$0.2\text{mm} < \Phi \leq 0.30\text{mm}$	1	$\Phi > 0.30\text{mm}$	0								
Dimensions	Acceptable Numbers																			
$\Phi \leq 0.1\text{mm}$	Ignore																			
$0.1\text{mm} < \Phi \leq 0.20\text{mm}$	2																			
$0.2\text{mm} < \Phi \leq 0.30\text{mm}$	1																			
$\Phi > 0.30\text{mm}$	0																			
<p><b>8</b> Line defect (Minor)</p>	<p>Scratch ; Fiber</p> 	<p><b>Scratch :</b></p> <table border="1" data-bbox="893 577 1476 862"> <thead> <tr> <th>Dimensions</th> <th>Acceptable Numbers</th> </tr> </thead> <tbody> <tr> <td><math>W \leq 0.03\text{mm}</math></td> <td>Ignore</td> </tr> <tr> <td><math>L \leq 5\text{ mm}</math> <math>0.03\text{mm} &lt; W \leq 0.05\text{mm}</math></td> <td>2</td> </tr> <tr> <td><math>L \leq 5\text{ mm}</math> <math>0.05\text{mm} &lt; W \leq 0.1\text{mm}</math></td> <td>1</td> </tr> <tr> <td colspan="2">Beyond Above, Not Allowed</td> </tr> </tbody> </table> <p><b>Fiber:</b></p> <table border="1" data-bbox="893 929 1476 1120"> <thead> <tr> <th>Size</th> <th>Acceptable Numbers</th> </tr> </thead> <tbody> <tr> <td><math>W \leq 0.03\text{mm}</math></td> <td>Ignore</td> </tr> <tr> <td><math>L \leq 3\text{ mm}</math> <math>0.03 &lt; W \leq 0.05\text{mm}</math></td> <td>2</td> </tr> <tr> <td colspan="2">Beyond Above, Not Allowed</td> </tr> </tbody> </table> <p>Note: *1 : defect that beyond AA area Ignored</p>	Dimensions	Acceptable Numbers	$W \leq 0.03\text{mm}$	Ignore	$L \leq 5\text{ mm}$ $0.03\text{mm} < W \leq 0.05\text{mm}$	2	$L \leq 5\text{ mm}$ $0.05\text{mm} < W \leq 0.1\text{mm}$	1	Beyond Above, Not Allowed		Size	Acceptable Numbers	$W \leq 0.03\text{mm}$	Ignore	$L \leq 3\text{ mm}$ $0.03 < W \leq 0.05\text{mm}$	2	Beyond Above, Not Allowed	
Dimensions	Acceptable Numbers																			
$W \leq 0.03\text{mm}$	Ignore																			
$L \leq 5\text{ mm}$ $0.03\text{mm} < W \leq 0.05\text{mm}$	2																			
$L \leq 5\text{ mm}$ $0.05\text{mm} < W \leq 0.1\text{mm}$	1																			
Beyond Above, Not Allowed																				
Size	Acceptable Numbers																			
$W \leq 0.03\text{mm}$	Ignore																			
$L \leq 3\text{ mm}$ $0.03 < W \leq 0.05\text{mm}$	2																			
Beyond Above, Not Allowed																				
<p><b>9</b> (Major)</p>	<p>IC/FPC</p>	<ol style="list-style-type: none"> <li>1. the line broken off reject</li> <li>2. oxidation/broken/fold-injury in acute angle / distortion on golden fingers reject</li> <li>3. FPC protection cover fix no good or deflection over the drawing request reject</li> <li>4. gold-fingers scratch/ particle/ just color difference(non-oxidation) that didn't affect display Ignored</li> <li>5. Dot or line mark that created by connector Ignored</li> <li>6. Dark or white dot apply to spot defect Criteria</li> </ol>																		
<p><b>10</b> (Minor)</p>	<p>Backlight</p>	<ol style="list-style-type: none"> <li>1. The size don't match with the drawing . reject</li> <li>2. Surface Dirty or mark that can not wipe out Ignored</li> <li>3. Scald reject</li> <li>4. Uneven or Scratch on surface that doesn't affect display Ignored</li> </ol>																		
<p><b>11</b> (Major)</p>	<p>Weld</p>	<ol style="list-style-type: none"> <li>1. tack weld reject</li> <li>2. welding short out reject</li> <li>3. very little or too much tin reject</li> <li>4. FPC cock reject</li> </ol>																		
<p><b>12</b> (Minor)</p>	<p>protection film</p>	<p>Neglect any defect on protect film, such as: scratches/bubbles/particles</p>																		

**10.5. ELECTRICALY INSPECTION STANDARD**

Defect	Inspection	Criteria	
<b>1</b> <b>Spot defect</b> <b>(Minor)</b>	Foreign particle/Black/White spot/Bubble .etc.  $\phi = (a+b) / 2$	Dimensions	Acceptable Numbers
		$\phi \leq 0.1\text{mm}$	Ignore
		$0.1\text{mm} < \phi \leq 0.20\text{mm}$	2
		$0.2\text{mm} < \phi \leq 0.30\text{mm}$	1
		$\phi > 0.30\text{mm}$	0
Note: *1: defect that beyond AA area Ignored			
<b>2</b> <b>Line defect</b> <b>(Minor)</b>	Scratched ; Fiber 	<b>Scratch:</b>	
		Dimensions	Acceptable Numbers
		$W \leq 0.03\text{mm}$	Ignore
		$L \leq 5\text{ mm}$ $0.03\text{mm} < W \leq 0.05\text{mm}$	2, *1
		$L \geq 5\text{ mm}$ or $W \geq 0.05\text{ mm}$	0
<b>Fiber:</b>			
Size	Acceptable Numbers		
$W \leq 0.03\text{mm}$	Ignore , *1		
$L \leq 3\text{ mm}$	2		
$0.03 < W \leq 0.05\text{mm}$			
Beyond Above, Not Allowed			
Note:*1:defect that beyond AA area Ignored			
<b>3</b> <b>(Minor)</b>	Bright/dark dot By sub-pixel	Dimensions	Acceptable Numbers
		Single bright dot	$N \leq 1$
		Two adjacent bright dots	reject
		Three adjacent bright dots	reject
		Single dark dot	$\leq 2$
		Two adjacent dark dots	$\leq 0$
		Three adjacent dark dots	reject
1:Total dots $\leq 2$			
<b>4</b> <b>(Minor)</b>	Tiny Bright dot	Invisible by ND5% Filter, Ignore; If visible, $\phi \leq 0.1\text{mm}$ , Ignore ; $0.1\text{mm} < \phi \leq 0.30\text{mm}$ , $N \leq 2$	
<b>5</b> <b>(Major)</b>	Display	1.Missing segment, missing word reject 2.no display. reject 3. Viewing angle not right. reject 4. Display abnormal reject	
<b>6</b> <b>(Major)</b>	Mura/ hot spot/ Light leak (apply to all patterns)	judge by ND5% filter or limit sample 	

<b>7 (Major)</b>	flicker	judge by ND 5% filter in grey pattern or limit sample
<b>8 (Major)</b>	Electricity parameter ( VoP/Current)	Over the production SPEC reject
<b>9 (Major)</b>	Backlight	1、 LED died off reject 2、 Display on uniformity Invisible by ND5% filter 3、 Brightness does not match the SPEC reject 4、 light leak Invisible by ND5% filter
<b>10 (Major)</b>	Cross talk	Limit sample

## 11 QUALITY ASSURANCE

11.1 when customer receive our product if there is any broken on package or other quality problem, please contact us in time.

11.2 DISPLAY VISIONS will only replace or repair any of its LCD which is found defective electrically or visually when inspected in accordance with the LCM specification, for a period of one year from the date of shipment. Confirmation of such date shall be based on freight documents.  
No warranty can be granted if any of the precautions stated in handing LCD and LCD Modules above have been disregarded.

11.3 In returning the LCD and LCD Modules, they must be properly packaged and there should be detailed description of the failures or defects. Broken glass, scratches on polarizers, mechanical damages as well as defects that are caused by accelerated environmental tests are excluded from warranty.

11.4 Don't apply excessive force on the display surface;

11.5 LC is harmful material, when it leaks out, please do not touch it directly;

11.6 Store in dark places and do not expose to sunlight or fluorescent light. Keep the temperature between 0°C and 40°C and the humidity lower than 60%RH. Please consult DISPLAY VISIONS for other storage requirements.

11.7 Please do not scratch or make POL dirty. No sticker on display surface are allowed.

11.8 To avoid ESD, please keep product Storing in anti-static electricity container.

11.9 Quality assurance period is 1 year

## **ACCESSORY EA WF030-39S**

The 39-pin FPC cable is an all in one connection. It provides all signals for

- TFT interface
- LED backlight
- PCAP touchpanel



EA WF030-39S is a 39-pin ZIFF connector for bottom side contact.

Datasheet: <https://www.lcd-module.de/eng/pdf/zubehoer/WF030-39S.pdf>

## **ACCESSORY EA KF030WF-39L50**

There's a FPC cable available to extend the display connection. It's 50mm long and provides 39 pins.



**12. DIMENSION**

